AXI DMA Scatter Gather and Its Features

 

The direct memory access (DMA) controller grants a hardware subsystem to access the main memory with nominal supervision from the central processing unit (CPU). This reduces CPU workload when the system transmits vast amounts of memory multiple times. The DMA Controller core provides a system to transfer data between memory and AXI4-stream interface using direct mode or scatter-gather mode.

Characteristics

  • Memory interface in AXI4 full-duplex or AXI3 half-duplex

  • Programmable memory interface width

  • Control and status register with APB3 interface

  • Up to 8 channels of AXI4-stream interface

  • Programmable stream interface width

  • Enhance bandwidth with hardware read and write queue

  • Priority-weighted round-robin scheduling

  • Backups scatter-gather mode

  • Includes example design targeting the Trion® T120 BGA576 Development Board

AXI DMA Scatter Gather allows the application to specify a list of transactions in memory that the hardware will action without more application interference. During this time, the application can add more work to keep the Hardware busy.

User can confirm the completion of transactions through polling the hardware, or interrupts. AXI DMA Scatter Gather processes complete packets. A packet refers a series of data bytes that represent a message. AXI DMA Scatter Gather allows a packet of data to be scattered into one or more transactions. For instance, take an Ethernet IP packet that comprises of a 14 byte header followed by a 1 or more bytes of payload. With SGDMA, the application may point a BD to the header and another BD to the payload, and then transmit them as a single message. This tactic can make a TCP/IP stack well-organized by allowing it to keep packet header and data in separate memory regions instead of gathering packets into the closest blocks of memory. 

Digital Blocks provides semiconductor Intellectual Property (IP) cores for ASSP, ASIC, System-on-Chip (SoC), and FPGA designers. For more information, visit https://www.digitalblocks.com/


Comments

Post a Comment

Popular posts from this blog

Display Controller and DMA Controller | Digital Blocks Inc

Image
Digital Blocks market planning & architecture phases to integrate the system level view of how the IP core functions based on so many years of system level design. We   provide our potential customers with pre verified Verilog / VHDL soft IP cores with System-Level Architecture features which reduce costs and enhance their System’s capabilities and accelerate the product development. Digital Blocks offers the DB9000 gathering of highlight rich and savvy DisplayController IP cores for driving innovation organizations which require TFT LCD or OLED panels for the item. DB9000 family Display Controllers is tried with different microprocessors, information transport interfaces to outline cushion memory, and diverse LCD or OLED board makers and goals. Digital Blocks also offers AXI DMA Controller with Master AXI Interconnect (verilog IP center DB-DMAC-MC-AXI) offers 1-16 Channels with a for every channel CPU descriptor-driven interface controlling the information...
Read more

"Boosting Data Transfer Efficiency: Understanding AXI Stream DMA, AXI4 Stream DMA, and eSPI IP"

Image
I n the world of computer engineering, data transfer efficiency is a crucial aspect of system performance. As technology evolves, new methods for data transfer are constantly being developed to ensure faster and more efficient communication between system components. Three such methods are AXI Stream DMA, AXI4 Stream DMA, and eSPI IP. In this blog, we will explore these technologies and their benefits in more detail.  AXI Stream DMA An AXI Stream Direct Memory Access (DMA) is a method of transferring data between an AXI4 Stream master and a memory-mapped AXI4 slave. The AXI Stream DMA engine allows for efficient data transfer between the master and slave by utilizing a direct memory access controller. This controller is responsible for managing data transfer between the two components, freeing up the processor for other tasks. AXI Stream DMA also has the added benefit of being able to transfer data in both directions, making it a v...
Read more

Start Digital Revolutions by Making a Range of Innovative Future

Image
  MIPI I3C is a two-wire interface with a bidirectional data bus for connecting sensors to an application processor. MIPI I3C is a specification to enable communication between computer chips by defining the electrical connection between the chips & signaling patterns to be used. The standard defines the electrical connection between the chips to be two wires, shared, serial data bus, one wire being used as a clock to define the sampling times, the other wire being used line whose voltage can be sampled. Functions & Application of MIPI I3C: The I3C Basic includes many protocol innovations in I3C 1.0 but lacks some of the potentially more difficult to implement ones such as the optional high data rate (HDR) modes like DDR The MIPI I3C is available for implementation of intended to facilitate a royalty-free licensing environment for all implementers, as described within the specification. I3C main builds on the capabilities of I2C and the ecosystem that has grown ...
Read more